

STL50NH3LL

N-channel 30 V - 0.011 Ω - 13 A - PowerFLAT™ (6x5) ultra low gate charge STripFET™ Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)}	I _D
STL50NH3LL	30V	<0.013Ω	13A ⁽⁴⁾

- Improved die-to-footprint ratio
- Very low profile package (1 mm max)
- Very low thermal resistance
- Very low gate charge
- Low threshold device

Applications

Switching application

Description

This application specific Power MOSFET is the latest generation of STMicroelectronics unique "STripFET™" technology. The resulting transistor is optimized for low on-resistance and minimal gate charge. The Chip-scaled PowerFLAT™ package allows a significant board space saving, still boosting the performance.




Figure 1. Internal schematic diagram




Table 1.	Device	summarv
	DEVICE	Summary

Order code	Marking	Package	Packaging
STL50NH3LL	L50NH3LL	PowerFLAT™ (6x5)	Tape & reel

Contents:

1	Electrical ratings
2	Electrical characteristics 4 2.1 Electrical characteristics (curves) 6
3	Test circuit
4	Package mechanical data9
5	Revision history11



1 Electrical ratings

Table 2.	Absolute	maximum	ratings
Table 2.	Absolute	maximum	raungs

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage ($V_{GS} = 0$)	30	V
V _{GS} ⁽¹⁾	Gate-source voltage	± 16	V
V _{GS} ⁽²⁾	Gate-source voltage	± 18	V
I _D ⁽³⁾	Drain current (continuous) at $T_C = 25^{\circ}C$	27	Α
I _D ⁽⁴⁾	Drain current (continuous) at T _C =100°C	8.1	Α
I _{DM} ⁽⁵⁾	Drain current (pulsed)	108	Α
I _D ⁽⁴⁾	Drain current (continuous) at T _C = 25°C	13	Α
P _{TOT} ⁽⁴⁾	Total dissipation at $T_{C} = 25^{\circ}C$	4	W
P _{TOT} ⁽³⁾	Total dissipation at $T_C = 25^{\circ}C$	60	W
	Derating factor	0.03	W/°C
T _J T _{stg}	Operating junction temperature Storage temperature	-55 to 150	°C

1. Continuous mode

2. Guaranteed for test time \leq 15ms

3. The value is rated according $\mathrm{R}_{\mathrm{thj-c}}$ and is limited by wire bonding

4. The value is rated according $R_{thj-pcb}$

5. Pulse width limited by safe operating area

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case (Drain)	2.08	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-ambient	31.3	°C/W

1. When mounted on FR-4 board of 1inch², 2oz Cu, t < 10sec

Table 4. Avalanche data

Symbol	Parameter	Value	Unit
I _{AV}	Not-repetitive avalanche current	7.5	А
E _{AS}	Single pulse avalanche energy (starting Tj=25°C, Id=lav)	150	mJ

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 25 0 \mu A, V_{GS} = 0$	30			V
I _{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	V _{DS} = Max rating, V _{DS} = Max rating @125°C			1 10	μΑ μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±16 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1			V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 6.5 A V _{GS} = 4.5 V, I _D = 6. 5A		0.011 0.012	0.013 0.015	Ω Ω

Table 5. On/off states

Table 6. Dynamic

	2 j					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 6.5 \text{ A}$		32		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =25 V, f=1 MHz, V _{GS} =0		965 285 38		pF pF pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V _{DD} =15 V, I _D = 13 A V _{GS} =4.5 V (see Figure 8)		9 3.7 3	12	nC nC nC
R _G	Gate input resistance	f=1 MHz gate DC bias = 0 test signal level = 20 mV open drain	0.5	1.5	2.5	Ω

1. Pulsed: pulse duration=300 µs, duty cycle 1.5%



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} =15 V, I _D = 6.5 A, R _G =4.7 Ω , V _{GS} =4.5 V (see Figure 14)		15 32 18 8.5		ns ns ns ns

Table 7.Switching times

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
I _{SD}	Source-drain current				13	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				52	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} =13 A, V _{GS} =0			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =13 A, di/dt = 100 A/μs, V _{DD} =20 V, Tj=150 °C (see Figure 16)		24 17.4 1.45		ns nC A

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300 $\mu s,$ duty cycle 1.5%




ZTH_PFlat6x5


 $Z_{th} = k R_{thJ}$ $\delta = t_p / \tau$

10¹ tp(s)

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area








Figure 3.

10

10

10

10

10-5

Figure 5.

 $\delta = 0.5$

0.2

0.1

0.05

0.02

0.01

10-4

Thermal impedance

SINGLE PULSE

10⁻²

Transfer characteristics

10-1

100

10-3







Figure 7. Static drain-source on resistance








Figure 8. Gate charge vs. gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs. temperature




Figure 12. Source-drain diode forward characteristics




Figure 11. Normalized on resistance vs. temperature





Figure 13. Normalized B_{VDSS} vs. temperature



57

3 Test circuit

Figure 14. Switching times test circuit for resistive load





Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 15. Gate charge test circuit

Figure 17. Unclamped inductive load test circuit





Figure 19. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	0.80	0.83	0.93	0.031	0.032	0.036
A1		0.02	0.05		0.0007	0.0019
A3		0.20			0.007	
b	0.35	0.40	0.47	0.013	0.015	0.018
D		5.00			0.196	
D1		4.75			0.187	
D2	4.15	4.20	4.25	0.163	0.165	0.167
E		6.00			0.236	
E1		5.75			0.226	
E2	3.43	3.48	3.53	0.135	0.137	0.139
E4	2.58	2.63	2.68		0.103	0.105
е		1.27			0.050	
L	0.70	0.80	0.90	0.027	0.031	0.035

PowerFLAT™ (6x5) MECHANICAL DATA



5 Revision history

Table 9. Revision history	Table 9.	Revision history	
---------------------------	----------	-------------------------	--

Date	Revision	Changes
21-Jul-2005	1	First Release
14-Apr-2005	2	Final version
20-Jun-2005	3	Updated mechanical data
22-Jun-2005	4	New Rg value on Table 7
30-Sep-2005	5	Inserted ecopack indication
04-Jan-2006	6	New footprint
30-Mar-2006	7	New template
27-Jul-2006	8	Updated Figure 2
06-Sep-2006	9	New template, no content change
11-Dec-2007	10	Updated E _{AS} value on <i>Table 4: Avalanche data</i>

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

